A CAMAC based modular multichannel interval timer is described. The timer comprises twelve high resolution time digitizers with a common start enabling twelve independent stop inputs. Ten time ranges from 2.5 us to 1.3 Ps can be preset. Time can be read out in twelve 24-bit words either via CAMAC Crate Controller or an external FIFO register. LSB time calibration is 78.125 ps. An additional word reads out the operational status of twelve stop channels. The system consists of two modules. The analog module contains a reference clock and 13 analog time stretchers. The digital module contains counters, logic and interface circuits. The timer has an excellent differential linearity, thermal stability and crosstalk free performance.
Introduction
The multichannel interval timer is a modular system for the measurement of time intervals between a common start and twelve separate stop inputs. The timer is equivalent to a system of twelve single channel time digitizers. Each one covers a range of up to 1.3 ms in 78.125 ps increments. The counting of time is initiated simultaneously in all twelve digitizer channels by the start pulse.
An additional, thirteenth, digitizer counts the selected time range. An internal 50 MHz reference clock is used for coarse counting of time in 20 ns intervals. Analog time interpolators1,3, one of them for the start and twelve for the stop channels, have been designed for the stretching of time fractions smaller than a clock period occurring at the beginning and the end of each time measurement. The time stretching by a factor of 256 is equivalent to increasing the effective counting clock frequency from its actual 50 MHz to 12,800 MHz2. Each interpolator controls an additional, vernier counter for the digitizing and storage of stretched time fractions.
The whole timer system consists of two CAMAC modules. One is an analog module containing the thirteen interpolators, and the internal 50 MHz clock oscillator together with the control circuits. The other is completely a digital module, containing counters (two each for the start and twelve stop channels), and the arithmetic, control and interface circuits. The system is fully CAMAC compatible. An alternative interface for automatic serial data transfer to external derandomizing data storage FIFO (first in first out) register, is also provided.
In measurements where more than twelve stop channels are required, several additional multichannel interval timers, working in parallel, may be needed. An independent clock module was added to the system providing the simultaneous clock reference for up to six timers. The clock module also includes a precision calibrating pulse generator. The calibrator output is a series of accurately spaced time markers, which can be used for driving the start and stop inputs of the timer. This makes for an easier alignment, calibration and trouble-shooting of the system.
General Description
The analog module block diagram is shown in Fig. 1 (Fig. 2) .
Each count thus represents 1/256th of the clock period, i.e., 78.125 ps (for the 50 MHz clock). The interpolator gate pulse sets also the start latch in the digital module, which in turn initiates the counting in the range counter and all stop counters, digitizing the time in "coarse" 20 ns increments.
All twelve inputs to the stop channels are enabled simultaneously by the start interpolator about 15 ns after the acceptance of the start signal. The inputs remain enabled for the duration of the range time counting. Any stop pulse appearing during this enable time is accepted by setting the FF1 latch in the corresponding stop interpolator (Fig. 1) . The stop interpolators are identical to the start interpolator.
The time interval between the leading edge of any stop pulse and the second clock marker that follows it is stretched 256 times in the same way as the start pulse was processed in the start interpolator. A square pulse, equal in length to the duration of the stretched stop interval, is generated (Fig. 4, line R) . This pulse sets the corresponding stop latch in the digital module (Fig. 2) . Each stop channel has two counters.
All twelve "coarse" stop counters are started simultaneously with the range counter by the start latch. They count real time in 20 ns increments. The setting of the stop latch by the stop interpolator terminates the counting in the corresponding "coarse" stop counter but in turn starts the counting in the stop interpolation counter, digitizing the length of the stop interpolation pulse (lines S and T in Fig. 4) .
The measured start-stop time equals thus the sum of the start interpolator counter and stop "coarse" counter reading minus the reading of the stop interpolator counter. During the data readout, each stop channel is switched to the arithmetic unit by addressing the data selector. After the calculation, the stop can be presented in a 24-bit binary word to either CAMAC Dataway or an external FIFO register for fast temporary storage.
Status of each stop latch indicating that the stop channel had operated is displayed on the front panel of the digital module. Also, the status of all stop latches can be read out f irst, as a separate status word, making shorter the transfer time by reading out only the stop channels containing data. The FIFO register readout logic automatically skips the unused channels in order to save on memory space. Such a readout sequence, initiated by the accepted start, begins with a blank word for spacing the events in the FIFO register, followed by the status word first and then only the stop channels containing data. The timer system is cleared automatically at the end of the readout sequence and enabled for a new start.
Access to the start interpolator can be controlled by fast NIM signal applied to the gate input. Also, the analog module is locked up for the duration of the CAMAC inhibit signal.
Once started, the timer is not affected by additional start input signals. The system remains busy until cleared at the end of the data transfer cycle. Also, the system can be cleared either manually or electrically by an external "fast" clear signal. A NIM output monitoring busy status of the timer is available for external timing purposes.
Interpolation Technique
In order to achieve an incremental resolution of 78.125 ps by direct counting, the time digitizer would require an unfeasible clock frequency of 12,800 MHz. The need for a very high frequency clock for timing is eliminated by using the interpolation technique, based on rapid charge and slow discharge of a capacitor2,3.
This method offers an excellent differential linearity of time-to-digital conversion. Two interpolators are required for stretching the time fractions, at both ends of each measured time interval. Cost, space and power dissipation per interpolator are especially important parameters in a crowded multiple channel system. Crosstalk, particularly between adjacent channels, is minimized by careful lay-out and filtering. Due to the interpolation, all the counting in the process of time digitization can be done by a frequency of 50 MHz. Thus low power Shottky devices can be used because of this relatively low counting speed.
The principle of a start-stop interpolator pair operation was outlined above. In explaining Fig. 1 (lines B to H), also applies to the processing of the stops. The start and stop interpolator FF4 outputs control the digital module. The separation and width of these waveforms are digitized by counting the clock pulses. Each measured time interval is thus defined by three numbers, representing the "coarse" time separation between the start and the stop pulses, and the expanded fraction of a clock period left at the beginning and the end of the measurement.
Description of Logic Module
The separation of analog from digital circuits minimizes electrical interference and reduces to only a single twisted line the interconnections between each interpolator and its counting and logic circuits. Each interpolator is sensed by a line receiver (Fig. 2) , setting the start latch and the stop latch at appropriate time ( The total time elapsed since the start is counted by the range counter in increments of 50 MHz clock periods. The active time range is def ined by the range selector (Fig. 2) . When the range time is up, the clock is stopped after a fixed delay of about 8 us, allowing the stop interpolators to complete the conversion of the stops arriving toward the end of the time range. At the same time, the ready latch is set indicating that data is ready for readout (Fig. 4 , lines N, 0, and P). Any of the twelve stop channels can be read out, by addressing a 24-bit data selector, into the arithmetic unit (Fig. 2) 
Discussion of Test Results
Repeated measurement of a constant time interval is shown in Fig. 5 as an example of typical distribution of events in an external storage memory. All 12 stop sections of the timer are quite uniform and, providing that the start and stop interpolators are properly aligned, the distributions are quite similar. The theoretical channel profile (i.e., distribution probability function) is a triangle, p(t), illustrated in Fig. 6 . Such a distribution is characteristic for measurements where the reference and the measured quantity are uncorrelated. The base of the distribution triangle should stretch to the centers of the two adjacent memory channels, separated in this case by to=78.125 ps in real time. If A is the address of the center channel and to channel calibration, the measured time is t=Ato. Since the end of t is shown falling right under the top of the channel profile, where the probability is 1, each time an interval t is measured, the event should be added only to the address A of the processor memory, increasing its content by one. In an ideal case [distribution p(t)], all events should be accumulated in only one memory location (A). Real channel profiles have the base stretched more than to on each side [pa(t), Pb(t) and pc(t)]. The distributions pb(t) and Pc(t) intersect at the point m under the peak of the distribution Pa(t). Therefore, although the majority of identical events t are stored at the location A of the processor memory, a fraction m of total events will be stored in the memory location A+1 and another fraction m of total events in the memory location A-1. Such a case is shown in Fig. 5 , where A=400 and m=O .18.
The stretching of the channel profile base is caused by imperfect alignment of the start and/or stop interpolator (i.e., the interpolation constant is different from K), and due to the nonlinearity of the time-to-digital conversion and noise in the interpolators.
For the distribution shown in Fig. 5 , the spread of the measured time is mto = 14 ps. If the measured time interval t (Fig. 6 ) is increased by At, the three distribution functions are crossed at points a, b, and c. Consequently, N measurements of the same time interval t + At result in distributing the events into three locations of the data processing memory (A, A+1 and A-1), each storing Na, Nb and Nc events, respectively.
The total is a sum of all events N=Na+Nb+Nc. Assuming that the three distributions are identical, it follows:
Na/ (tp-At)=Nb/(tp-to+At)=Nc/(tp-to-At)
Eq. (3) was used in the calculation of thermal drifts shown in Fig. 7 , from the measured data taken when the timer stability was tested at various temperatures. Gradual cooling from 36'C to room temperature indicates an average drift of 2.7 ps/'C and a very good uniformity among the 12 stop channels.
Long term thermal drift has been also recorded for a period of a week. Three measurements a day were made and the ambient temperature recorded. A very small time drift was observed, barely showing only daily temperature cycle effects. Virtually no aging effects or permanent time drift was observed in any of the 12 channels.
The stop channels were also tested for a possible timing error or broadening of the distribution function due to mutual interference. In measuring crosstalk, one stop channel was tested at a time. First, a constant time interval was measured when all other stop channels were not operating. Next, high rate random stop pulses were applied to the two stop channels adjacent to the tested one. Very small shift in the measured time was observed. The third measurement was made after the disturbing signals were removed from the adjacent channels in order to verify that the original reading was repeated. The results are shown in Fig. 8 .
Linearity of time measurement was also tested by running the timer with start pulses 60 -s apart and random stops. An external 4096-channel memory was available for the accumulation and display of the data, covering only a small, 320 ns wide, initial section of the 10 is time range. The result is shown in Fig. 9a . The beginning of the spectrum shows a small transient due to the interference of the start circuit in enabling of the stop input. Expanded vertical scale of the same spectrum in Fig. 9b shows no visible structure (except for the initial portion explained above). Until more thorough numerical analysis is made, it appears that the scattering of data is within the statistical limits. 
